Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

SN8F5708 Datasheet(PDF) 43 Page - SONiX Technology Company

Part # SN8F5708
Description  8051-based Microcontroller
PDF  204 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SONIX [SONiX Technology Company]
Direct Link  http://www.sonix.com.tw
Logo SONIX - SONiX Technology Company

SN8F5708 Datasheet(HTML) 43 Page - SONiX Technology Company

Back Button SN8F5708 Datasheet HTML 39Page - SONiX Technology Company SN8F5708 Datasheet HTML 40Page - SONiX Technology Company SN8F5708 Datasheet HTML 41Page - SONiX Technology Company SN8F5708 Datasheet HTML 42Page - SONiX Technology Company SN8F5708 Datasheet HTML 43Page - SONiX Technology Company SN8F5708 Datasheet HTML 44Page - SONiX Technology Company SN8F5708 Datasheet HTML 45Page - SONiX Technology Company SN8F5708 Datasheet HTML 46Page - SONiX Technology Company SN8F5708 Datasheet HTML 47Page - SONiX Technology Company Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 204 page
background image
www.sonix.com.tw
SN8F5708 Series
Copyright © 2019, SONiX Technology Co., Ltd.
Reset and Power-on Controller
Datasheet Rev. 2.4
43
7.7 Reset and Power-on Controller Registers
Register
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
PFLAG
POR
WDT
RST
-
-
LVD24
LVD33
-
SRST
-
-
-
-
-
-
-
SRSTREQ
WDTR
WDTR7
WDTR6
WDTR5
WDTR4
WDTR3
WDTR2
WDTR1
WDTR0
PFLAG Register
Bit
Field
Type
Initial
Description
7
POR
R
-
This bit is automatically set if the microcontroller has
been reset by LVD.
6
WDT
R
-
This bit is automatically set if the microcontroller has
been reset by watchdog.
5
RST
R
-
This bit is automatically set if the microcontroller has
been reset by external reset pin.
4..3
Reserved
R
0
2
LVD24
R
-
This bit is automatically set if the currently VDD pin is
lower than 2.4 V
1
LVD33
R
-
This bit is automatically set if the currently VDD pin is
lower than 3.3 V
0
Reserved
R
0
SRST Register
Bit
Field
Type
Initial
Description
7..1
Reserved
R
0
0
SRSTREQ
R/W
0
Consecutively set this bit for two times to trigger
software reset.
WDTR Register (0x86)
Bit
Field
Type
Initial
Description
7..0
WDTR[7:0]
W
-
Watchdog clear is controlled by WDTR register. Moving
0x5A data into WDTR is to reset watchdog timer.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com