SN8F5708 datasheet(52/204 Pages) SONIX

52 / 204 page

www.sonix.com.tw

SN8F5708 Series

System Clock and Power Management

Datasheet Rev. 2.4

CLKSEL Register (0xE5)

Bit

Field

Type

Initial

Description

7..3

Reserved

0x00

2..0

CLKSEL[2:0]

R/W

111

CLKSEL would be applied by writing CLKCMD.

000: fcpu = fosc / 128

001: fcpu = fosc / 64

010: fcpu = fosc / 32

011: fcpu = fosc / 16

100: fcpu = fosc / 8

101: fcpu = fosc / 4

110: fcpu = fosc / 2

111: fcpu = fosc / 1

CLKCMD Register (0xE6)

Bit

Field

Type

Initial

Description

7..0

CMD[7:0]

0x00

Writing 0x69 to apply CLKSEL’s setting.

PCON Register (0x87)

Bit

Field

Type

Initial

Description

Refer to other chapter(s)

6..4

Reserved

0x00

P2SEL

R/W

High-order address byte configuration bit. Chooses the

higher byte of address (“XRAM[15:8]”) during MOVX

@Ri operations

0: The “XRAM[15:8]” = “P2REG”. The “P2REG” is the

contents of Port2 output register.

1: The “XRAM[15:8]” = 0x00.

GF0

R/W

General Purpose Flag

STOP

R/W

1: Microcontroller switch to STOP mode

IDLE

R/W

1: Microcontroller switch to IDLE mode

P1W Register (0x91)

Bit

Field

Type

Initial

Description

7..0

P1nW

R/W

0: Disable P1.n wakeup functionality

1: Enable P1.n wakeup functionality

SN8F5708 Datasheet(PDF) 52 Page - SONiX Technology Company

SN8F5708 Datasheet(HTML) 52 Page - SONiX Technology Company

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL