Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

UM0934 Datasheet(PDF) 14 Page - STMicroelectronics

Part # UM0934
Description  ST7570 S-FSK power line networking System-on-Chip
PDF  113 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UM0934 Datasheet(HTML) 14 Page - STMicroelectronics

Back Button UM0934 Datasheet HTML 10Page - STMicroelectronics UM0934 Datasheet HTML 11Page - STMicroelectronics UM0934 Datasheet HTML 12Page - STMicroelectronics UM0934 Datasheet HTML 13Page - STMicroelectronics UM0934 Datasheet HTML 14Page - STMicroelectronics UM0934 Datasheet HTML 15Page - STMicroelectronics UM0934 Datasheet HTML 16Page - STMicroelectronics UM0934 Datasheet HTML 17Page - STMicroelectronics UM0934 Datasheet HTML 18Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 113 page
background image
Physical layer
UM0934
14/113
Doc ID 17389 Rev 2
3
Physical layer
3.1
Overview
The ST7570 embeds a PHY layer compliant with [2], with additional functions for alarm
management and electrical delta-phase detection.
In order to meet the application’s functions and physical channel characteristics, many
parameters involved at this layer can be programmed by the user.
3.2
Frame structure
The frame at the physical level (PHY_Frame) is made up of 45 bytes (360 bits), as follows:
●
2 bytes - preamble (PRE) (AAAAh)
●
2 bytes - start subframe delimiter (SSD) (54C7h)
●
38 bytes - physical service data unit (P_sdu), i.e. the payload transmitted by the MAC
layer
●
3 bytes - pause or alarm
The bytes are sent from the most significant byte (MSB) to the least significant byte (LSB).
Bits within the byte are packed with the same order.
Figure 2.
Physical frame format
3.3
Frame timing and time-slot synchronization
The time domain in the network is divided into recurrent “time-slots”, with a fixed length
equal to the length of a physical frame PHY_Frame, (45 bytes). The start of each time-slot is
usually aligned with the mains zero-crossing and the bit time is automatically adapted to the
mains frequency and can be chosen from two values:
●
24 bits/mains period
●
48 bits/mains period.
Preamble
(PRE)
Start Subframe
Delimiter
(SSD)
P_sdu
Pause / Alarm
2 bytes
2 bytes
38 bytes
3 bytes
PHY_Frame



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com