71M6541DSLASHFSLASHG datasheet(89/166 Pages) MAXIM

89 / 166 page

71M6541D/F/G and 71M6542F/G Data Sheet

Rev 5

Table 70: Wake Bits

Name

Location

RST

Dir

Description

EW_DIO4

28B3[2]

–

R/W

Connects SEGDIO4 to the WAKE logic and permits

SEGDIO4 rising to wake the part. This bit has no effect

unless SEGDIO4 is configured as a digital input.

EW_DIO52

28B3[1]

–

R/W

Connects DIO52 to the WAKE logic and permits DIO52

high-level to wake the part (71M6542F/G only). This bit

has no effect unless DIO52 is configured as a digital

input.

EW_DIO55

28B3[0]

–

R/W

Connects DIO55 to the WAKE logic and permits DIO55

high-level to wake the part. This bit has no effect unless

DIO55 is configured as a digital input.

WAKE_ARM

28B2[5]

–

R/W

Arms the WAKE timer and loads it with the value in the

WAKE_TMR register (I/O RAM 0x2880). When SLP

mode or LCD mode is asserted by the MPU, the WAKE

timer becomes active.

EW_PB

28B3[3]

–

R/W

Connects the PB pin to the WAKE logic and permits PB

high-level to wake the part. PB is always configured as

an input.

EW_RX

28B3[4]

–

R/W

Connects the RX pin to the WAKE logic and permits RX

rising to wake the part. See 3.4.1 for de-bounce issues.

WF_DIO4

28B1[2]

–

SEGDIO4 flag bit. If SEGDIO4 is configured to wake

the part, this bit is set whenever SEGDIO4 rises. It is

held in reset if SEGDIO4 is not configured for wakeup.

WF_DIO52

28B1[1]

–

SEGDIO52 flag bit. If SEGDIO52 is configured to wake

the part, this bit is set whenever SEGDIO52 is a high

level. It is held in reset if SEGDIO52 is not configured

for wakeup (71M6542F/G only).

WF_DIO55

28B1[0]

–

SEGDIO55 flag bit. If SEGDIO55 is configured to wake

the part, this bit is set whenever SEGDIO55 is a high

level. It is held in reset if SEGDIO55 is not configured

for wakeup.

WF_TMR

28B1[5]

–

Indicates that the Wake timer caused the part to wake up.

WF_PB

28B1[3]

–

Indicates that the PB pin caused the part to wake.

WF_RX

28B1[4]

–

Indicates that RX pin caused the part to wake.

WF_RST

WF_RSTBIT

WF_ERST

WF_CSTART

WF_BADVDD

28B0[6]

28B0[5]

28B0[3]

28B0[7]

28B0[2]

–

Indicates that the RST pin, E_RST pin, RESET bit (I/O

RAM 0x2200[3]), the cold start detector, or low voltage

on the VBAT pin caused the part to reset.

*See Table 71 for details.

71M6541D/F/G Datasheet(PDF) 89 Page - Maxim Integrated Products

71M6541D/F/G Datasheet(HTML) 89 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL