| Electronic Components Datasheet Search |
|
71M6541D/F/G Datasheet(PDF) 121 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
71M6541D/F/G Datasheet(HTML) 121 Page - Maxim Integrated Products |
|
121 / 166 page ![]() 71M6541D/F/G and 71M6542F/G Data Sheet Rev 5 121 Name Location Rst Wk Dir Description PLS_INTERVAL[7:0] 210B[7:0] 0 0 R/W PLS_INTERVAL[7:0] determines the interval time between pulses. The time between output pulses is PLS_INTERVAL[7:0]*4 in units of CK_FIR clock cycles. If PLS_INTERVAL[7:0] = 0, the FIFO is not used and pulses are output as soon as the CE issues them. PLS_INTERVAL[7:0] is calculated as follows: PLS_INTERVAL[7:0] = Floor ( Mux frame duration in CK_FIR cycles / CE pulse updates per Mux frame / 4 ) For example, since the 71M654x CE code is written to generate 6 pulses in one integration interval, when the FIFO is enabled (i.e., PLS_INTERVAL[7:0] ≠ 0) and that the frame duration is 1950 CK_FIR clock cycles, PLS_INTERVAL[7:0] should be written with Floor(1950 / 6 / 4) = 81 so that the five pulses are evenly spaced in time over the integration interval and the last pulse is issued just prior to the end of the interval. See 2.3.6.2 VPULSE and WPULSE. PLS_INV 210C[0] 0 0 R/W Inverts the polarity of WPULSE, VARPULSE, XPULSE and YPULSE. Normally, these pulses are active low. When inverted, they become active high. PORT_E 270C[5] 0 0 R/W Enables outputs from the pins SEGDIO0-SEGDIO15. PORT_E = 0 after reset and power-up blocks the momentary output pulse that would occur on SEGDIO0 to SEGDIO15. PRE_E 2704[5] 0 0 R/W Enables the 8x pre-amplifier. PREBOOT SFRB2[7] – – R Indicates that pre-boot sequence is active. RCMD[4:0] SFR FC[4:0] 0 0 R/W When the MPU writes a non-zero value to RCMD[4:0], the IC issues a command to the appropriate remote sensor. When the command is complete, the IC clears RCMD[4:0]. RESET 2200[3] 0 0 W When set, writes a one to WF_RSTBIT and then causes a reset. RFLY_DIS 210C[3] 0 0 R/W Controls how the IC drives the power pulse for the 71M6x01. When set, the power pulse is driven high and low. When cleared, it is driven high followed by an open circuit fly-back interval. RMT_E 2709[3] 0 0 R/W Enables the remote digital isolation interface, which transforms the IBP-IBN pins into a digital balanced differential pair. Thus, enabling these pins to interface to the 71M6x01 isolated sensor. RMT_RD[15:8] RMT_RD[7:0] 2602[7:0] 2603[7:0] 0 0 R Response from remote read request. RTC_FAIL 2890[4] 0 0 R Indicates that a count error has occurred in the RTC and that the time is not trustworthy. This bit can be cleared by writing a 0. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |