Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

SN8F5708 Datasheet(PDF) 148 Page - SONiX Technology Company

Part # SN8F5708
Description  8051-based Microcontroller
PDF  204 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SONIX [SONiX Technology Company]
Direct Link  http://www.sonix.com.tw
Logo SONIX - SONiX Technology Company

SN8F5708 Datasheet(HTML) 148 Page - SONiX Technology Company

Back Button SN8F5708 Datasheet HTML 144Page - SONiX Technology Company SN8F5708 Datasheet HTML 145Page - SONiX Technology Company SN8F5708 Datasheet HTML 146Page - SONiX Technology Company SN8F5708 Datasheet HTML 147Page - SONiX Technology Company SN8F5708 Datasheet HTML 148Page - SONiX Technology Company SN8F5708 Datasheet HTML 149Page - SONiX Technology Company SN8F5708 Datasheet HTML 150Page - SONiX Technology Company SN8F5708 Datasheet HTML 151Page - SONiX Technology Company SN8F5708 Datasheet HTML 152Page - SONiX Technology Company Next Button
Zoom Inzoom in Zoom Outzoom out
 148 / 204 page
background image
www.sonix.com.tw
SN8F5708 Series
Copyright © 2019, SONiX Technology Co., Ltd.
SPI
Datasheet Rev. 2.4
148
SPSTA Register (0xE1)
Bit
Field
Type
Initial
Description
7
SPIF
R
0
SPI complete communication flag
Set automatically at the end of communication
Cleared automatically by reading SPSTA, SPDAT registers
6
WCOL
R
0
Write collision flag
Set automatically if write SPDAT during communication
Cleared automatically by reading SPSTA, SPDAT registers
5
SSERR
R
0
Synchronous slave select pin error
Set automatically if SSN error controlling
Cleared automatically by clear SPEN
4
MODF
R
0
Mode fault flag
3..0
Reserved
R
0x00
SPDAT Register (0xE3)
Bit
Field
Type
Initial
Description
7..0
SPDAT
R/W
0x00
Master mode: action of writing data triggers SPI
communication; reception data is readable after the end
of one byte communication (SPIF automatically set).
Slave mode: written data would be transmitted by SCK
input; reception data is available to read after the end of
one byte communication (SPIF automatically set).
IEN0 Register (0xA8)
Bit
Field
Type
Initial
Description
7
EAL
R/W
0
Interrupts enable. Refer to Chapter Interrupt
Else
Refer to other chapter(s)
IEN1 Register (0xB8)
Bit
Field
Type
Initial
Description
1
ESPI
R/W
0
Enable SPI interrupt
Else
Refer to other chapter(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com