| Electronic Components Datasheet Search |
|
SN8F5708 Datasheet(PDF) 160 Page - SONiX Technology Company |
|
|
|||||||||||||||||||||||||||||
SN8F5708 Datasheet(HTML) 160 Page - SONiX Technology Company |
|
160 / 204 page ![]() www.sonix.com.tw SN8F5708 Series Copyright © 2019, SONiX Technology Co., Ltd. I2C Datasheet Rev. 2.4 160 call address will be recognized; START condition will be transmitted when the bus becomes free 90H Previously addressed with general call address; DATA has been received; ACK returned Read data byte X 0 0 0/1 Data byte will be received and not ACK/ACK will be returned 98H Previously addressed with general call address; DATA has been received; not ACK returned Read data byte 0 0 0 0 Switched to not addressed SLV mode; no recognition of own SLA or general call address Read data byte 0 0 0 1 Switched to not addressed SLV mode; own SLA or general call address will be recognized Read data byte 1 0 0 0 Switched to not addressed SLV mode; no recognition of own SLA or general call address; START condition will be transmitted when the bus becomes free Read data byte 1 0 0 1 Switched to not addressed SLV mode; own SLA or general call address will be recognized; START condition will be transmitted when the bus becomes free A0H A STOP condition or repeated START condition has been received while still addressed as SLV/REC or SLV/TRX No action 0 0 0 0 Switched to not addressed SLV mode; no recognition of own SLA or general call address No action 0 0 0 1 Switched to not addressed SLV mode; own SLA or general call address will be recognized No action 1 0 0 0 Switched to not addressed SLV mode; no recognition of own SLA or general call address; START condition will be transmitted when the bus becomes free No action 1 0 0 1 Switched to not addressed SLV mode; own SLA or general call address will be recognized; START condition will be transmitted when the bus becomes free A8H Own SLA+R has been received; ACK has been returned Load data byte X 0 0 0 Last data byte will be transmitted and ACK will be received Load data byte X 0 0 1 Data byte will be transmitted; ACK will be received. B0H Arbitration lost in SLA+R/W as master; own SLA+R has been received, ACK has been returned. Load data byte X 0 0 0 Last data byte will be transmitted and ACK will be received Load data byte X 0 0 1 Data byte will be transmitted; ACK will be received. B8H Data byte has been transmitted; ACK will be received. Load data byte X 0 0 0 Last data byte will be transmitted and ACK will be received Load data byte X 0 0 1 Data byte will be transmitted; ACK will be received. C0H Data byte has been transmitted; not ACK has been received. No action 0 0 0 0 Switched to not addressed SLV mode; no recognition of own SLA or general call address. No action 0 0 0 1 Switched to not addressed SLV mode; own SLA or general call address will be recognized. No action 1 0 0 0 Switched to not addressed SLV mode; no recognition of own SLA or general call address; START condition will be transmitted when the bus becomes free. No action 1 0 0 1 Switched to not addressed SLV mode; own SLA or general call address will be recognized; START condition will be transmitted when the bus becomes free. C8H Last data byte has been transmitted; ACK has been received. No action 0 0 0 0 Switched to not addressed SLV mode; no recognition of own SLA or general call address. No action 0 0 0 1 Switched to not addressed SLV mode; own SLA or general call address will be recognized. No action 1 0 0 0 Switched to not addressed SLV mode; no recognition of own SLA or general call address; START condition will be transmitted when the bus becomes free. No action 1 0 0 1 Switched to not addressed SLV mode; own SLA or general call address will be recognized; START condition will be transmitted when the bus becomes free. F8H No relevant state information available; SI=0 No action No action Wait or proceed current transfer 38H Arbitration lost No action 0 0 0 X I2C will be released; A start condition will be transmitted. No action 1 0 0 X When the bus becomes free. (enter to a master mode) 00H Bus error during MST or selected slave modes No action 0 1 0 X Only the internal hardware is affected in the MST or addressed SLV modes. In all cases, the bus is released and I2C is switched to the not addressed SLV mode. STO flag is reset. “SLA” means slave address, “R” means R/W=1, “W” means R/W=0 *For applications where NACK doesn’t mean the end of communication. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |