 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
BQ25713 Datasheet(PDF) 65 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
BQ25713 Datasheet(HTML) 65 Page - Texas Instruments |
|
|
65 / 111 page  8.6.12 ChargeOption2 Register (I2C address = 33/32h) [reset = 00B7] Figure 8-27. ChargeOption2 Register (I2C address = 33/32h) [reset = 00B7] 7 6 5 4 3 2 1 0 PKPWR_TOVLD_DEG EN_PKPWR_II N_DPM EN_PKPWR_V SYS PKPWR_OVLD _STAT PKPWR_RELA X_STAT PKPWR_TMAX[1:0] R/W R/W R/W R/W R/W R/W 7 6 5 4 3 2 1 0 EN_EXTILIM EN_ICHG_IDC HG Q2_OCP ACX_OCP EN_ACOC ACOC_VTH EN_BATOC BATOC_VTH R/W R/W R/W R/W R/W R/W R/W R/W LEGEND: R/W = Read/Write; R = Read only; -n = value after reset Table 8-30. ChargeOption2 Register (I2C address = 33h) Field Descriptions BIT FIELD TYPE RESET DESCRIPTION 7-6 PKPWR_TOVLD_DEG R/W 00b Input Overload time in Peak Power Mode 00b: 1 ms <default at POR> 01b: 2 ms 10b: 5 ms 11b: 10 ms 5 EN_PKPWR_IIN_DPM R/W 0b Enable Peak Power Mode triggered by input current overshoot If REG0x33[5:4] are 00b, peak power mode is disabled. Upon adapter removal, the bits are reset to 00b. 0b: Disable peak power mode triggered by input current overshoot <default at POR> 1b: Enable peak power mode triggered by input current overshoot. 4 EN_PKPWR_VSYS R/W 0b Enable Peak Power Mode triggered by system voltage under-shoot If REG0x33[5:4] are 00b, peak power mode is disabled. Upon adapter removal, the bits are reset to 00b. 0b: Disable peak power mode triggered by system voltage under-shoot <default at POR> 1b: Enable peak power mode triggered by system voltage under-shoot. 3 STAT_PKPWR_OVLD R/W 0b Indicator that the device is in overloading cycle. Write 0 to get out of overloading cycle. 0b: Not in peak power mode. <default at POR> 1b: In peak power mode. 2 STAT_PKPWR_RELAX R/W 0b Indicator that the device is in relaxation cycle. Write 0 to get out of relaxation cycle. 0b: Not in relaxation cycle. <default at POR> 1b: In relaxation mode. 1-0 PKPWR_TMAX[1:0] R/W 00b Peak power mode overload and relax cycle time. 00b: 20 ms <default at POR> 01b: 40 ms 10b: 80 ms 11b: 1 sec www.ti.com BQ25730 SLUSE65A – FEBRUARY 2021 – REVISED JANUARY 2024 Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 65 Product Folder Links: BQ25730 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
