BQ25713 datasheet(98/111 Pages) TI2

98 / 111 page

11 Layout

11.1 Layout Guidelines

Proper layout of the components to minimize high frequency current path loop (see Section 11.2) is important

to prevent electrical and magnetic field radiation and high frequency resonant problems. Here is a PCB layout

priority list for proper layout.

Table 11-1. PCB Layout Guidelines

RULES

COMPONENTS

FUNCTION

IMPACT

GUIDELINES

PCB layer stack up

Thermal, efficiency,

signal integrity

Multi- layer PCB is suggested. Allocate at least one ground layer.

The BQ257XXEVM uses a 4-layer PCB (top layer, ground layer,

signal layer and bottom layer).

CBUS, RAC, Q1,

Input loop

High frequency

noise, ripple

VBUS capacitors, RAC, Q1 and Q2 form a small loop 1. It is best

to put them on the same side. Connect them with large copper to

reduce the parasitic resistance. Move part of CBUS to the other

side of PCB for high density design. After RAC before Q1 and

Q2 power stage recommend to put 10 nF + 1 nF (0402 package)

decoupling capacitors as close as possible to IC to decoupling

switching loop high frequency noise.

RAC, Q1, L1, Q4

Current path

Efficiency

The current path from VBUS to VSYS, through RAC, Q1, L1, Q4,

has low impedance. Pay attention to via resistance if they are not

on the same side. The number of vias can be estimated as 1 to

2A/via for a 10-mil via with 1 oz. copper thickness.

CSYS, Q3, Q4

Output loop

High frequency

noise, ripple

VSYS capacitors, Q3 and Q4 form a small loop 2. It is best to

put them on the same side. Connect them with large copper to

reduce the parasitic resistance. Move part of CSYS to the other

side of PCB for high density design.

QBAT, RSR

Current path

Efficiency, battery

voltage detection

Place QBAT and RSR near the battery terminal. The current

path from VBAT to VSYS, through RSR and QBAT, has low

impedance. Pay attention to via resistance if they are not on the

same side. The device detects the battery voltage through SRN

near battery terminal.

Q1, Q2, L1, Q3,

Power stage

Thermal, efficiency

Place Q1, Q2, L1, Q3 and Q4 next to each other. Allow

enough copper area for thermal dissipation. The copper area

is suggested to be 2x to 4x of the pad size. Multiple thermal

vias can be used to connect more copper layers together and

dissipate more heat.

RAC, RSR

Current sense

Regulation accuracy Use Kelvin-sensing technique for RAC and RSR current sense

resistors. Connect the current sense traces to the center of the

pads, and run current sense traces as differential pairs.

Small capacitors

IC bypass caps

Noise, jittering,

ripple

Place VBUS cap, VCC cap, REGN caps near IC.

BST capacitors

HS gate drive

High frequency

noise, ripple

Place HS MOSFET boost strap circuit capacitor close to IC and

on the same side of PCB board. Capacitors SW1/2 nodes are

recommended to use wide copper polygon to connect to power

stage and capacitors BST1/2 node are recommended to use at

least 8mil trace to connected to IC BST1/2 pins.

BQ25730

SLUSE65A – FEBRUARY 2021 – REVISED JANUARY 2024

www.ti.com

Submit Document Feedback

Product Folder Links: BQ25730

BQ25713 Datasheet(PDF) 98 Page - Texas Instruments

BQ25713 Datasheet(HTML) 98 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL